An Automatic Router for the Pin Grid Array Package
نویسندگان
چکیده
A Pin-Grid-Array (PGA) package router is presented in this paper. Given a chip cavity with a number of I/O pads around its boundary and an equivalent number of pins distributed on the substrate, the objective of the router is to complete the planar interconnection of pad-to-pin nets on one or more layers. This router consists of three phases: layer assignment, topological routing, and geometrical routing. Examples tested on a windowsbased environment show that our router is efficient and can complete the routing task with less substrate layers. Compared to the manual routing, this router owns a friendly graphic user interface and can be practically applied to VLSI packaging.
منابع مشابه
A New Approach to the Ball Grid Array Package Routing
Due to the large number of I/O’s in a BallGrid-Array (BGA) package, routing becomes more and more an important work. A ring-based router for the BGA package is presented in this paper to interconnect each I/O pad of a chip to a corresponding ball distributed on the substrate area. The major phases for the router consist of layer assignment, topological routing, and physical routing. Using this ...
متن کاملAn Even Wiring Approach to the Ball Grid Array Package Routing
An even-wiring router for the BGA package is presented in this paper to interconnect each I/O pad of a chip to a corresponding ball distributed on the substrate area. The major phases for the router consist of layer assignment, topological routing, and physical routing. Using this router, we can generate an even distribution of planar and any-angle wires to improve manufacturing yield. We have ...
متن کاملAdvanced Broadband 2nd-Level-Interconnects for LTCC Multi-Chip-Modules
Abstract — In this paper highly integrated 2-Level interconnects for use in LTCC-Packages up to 50 GHz are presented. They are based on an advanced implementation of a surface mount interconnect referred to as Land-Grid-Array (LGA) and on Ball-Grid-Array (BGA) technology. The optimization process was supported by a quasi 2D inverse scattering technique in order to localize and reduce discontinu...
متن کاملOptimizing PCB Layout
eGaN FETs are available in a Wafer Level Chip-Scale Package (WLCSP) with terminals in a Land Grid Array (LGA) format. Some of these devices do not offer a separate gate-return source pin, but rather a number of very low inductance LGA solder bars as shown in figure 1. These parts can be treated in the same way as one provided with a dedicated gate return pin or bar, by allocating the source pad...
متن کاملFlip-Chip Technology on Organic Pin Grid Array Packages
As microelectronic devices become more integrated with increased functionality and higher levels of performance, the complexity of packaging technology grows proportionally. Today’s silicon processes have enabled microprocessor designs to achieve very high clock frequencies. As a result of the increase in feature integration, high clock frequencies, and the power supply requirements of the late...
متن کامل